Parallel Adder or Subtractor

We have seen parallel adder circuit built using a cascaded combination of full adders in the article Parallel Adder. Likewise in the article on Parallel Subtractor we have seen two different ways in which an n bit parallel subtractor can be designed. However always from the point of optimization, we prefer using a single circuit to accomplish multiple kinds of operations. This means in our case, we have to think whether it is possible to perform both n bit addition as well as n bit subtraction using a single digital circuit i.e. a parallel adder or subtractor circuit.
The answer is yes. This is because, the subtraction process of binary numbers is nothing but their 2’s complement addition.

Hence the design of parallel adder when manipulated in a way so as to provide the 2’s complement of the number whenever necessary can be used as a parallel adder-cum-subtractor. One such design accomplished using the XOR gates is as shown by Figure 1. parallel adder subtractor Here M-line acts as a control line i.e. depending on the value provided at M, the circuit behaves either as an adder or as a subtractor. The reason for this can be explained below. Suppose, if M-line is driven low, then one of the input to each and every XOR gate would be logic 0. This means that the XOR outputs in this case will be unaltered binary bits of the number . In addition, if M = 0, the carry in pin (Ci1) of the first full adder (FA1) would also be 0. Due to these conditions, the circuit shown will be behave as a n-bit adder adding the number with . Similarly let us now analyze the case where M = 1, meaning which the M control line is pulled high. In this case, one of the inputs to each XOR gate would be logic 1. This means that we get the complement of the bits as the outputs of each XOR gate.

This indicates that the binary number is complemented before being fed as an input to each of the full adder in the circuit. In addition, for the same case, even the Ci1 of the first full adder FA1 would be logically high. As a result, the cascaded arrangement of full adders shown in Figure 1 effectively performsn-bit binary subtraction wherein the binary number is subtracted from .

Drawback of Parallel Adder or Subtractor

As the architecture of parallel adder or subtractor is very similar to that of a parallel adder (and also to that of a parallel subtractor), even this design is prone to the effect of ripple propagation delay. Nevertheless, these kind of circuits find their application in the field of computers as a part of arithmetic and logic (ALU) unit, aiding numerous computations.

Closely Related Articles Binary Adder Half and Full AdderBinary SubstractorSeven Segment DisplayBinary to Gray Code Converter and Grey to Binary Code ConverterBinary to BCD Code ConverterAnalog to Digital ConverterDigital Encoder or Binary EncoderBinary DecoderBasic Digital CounterDigital ComparatorBCD to Seven Segment DecoderParallel AdderMultiplexerDemultiplexer555 Timer and 555 Timer WorkingLook Ahead Carry AdderMore Related Articles Digital ElectronicsBoolean Algebra Theorems and Laws of Boolean AlgebraDe Morgan Theorem and Demorgans LawsTruth Tables for Digital LogicBinary Arithmetic Binary AdditionBinary SubtractionSimplifying Boolean Expression using K MapBinary DivisionExcess 3 Code Addition and SubtractionK Map or Karnaugh MapSwitching Algebra or Boolean AlgebraBinary MultiplicationParallel SubtractorOR Operation | Logical OR OperationAND Operation | Logical AND OperationLogical OR GateLogical AND GateNOT GateUniversal Gate | NAND and NOR Gate as Universal GateNAND GateDiode and Transistor NAND Gate or DTL NAND Gate and NAND Gate ICsX OR Gate and X NOR GateTransistor Transistor Logic or TTLNOR GateFan Out of Logic GatesINHIBIT GateNMOS Logic and PMOS LogicSchmitt GatesLogic Families Significance and Types of Logic FamiliesBinary Number System | Binary to Decimal and Decimal to Binary ConversionBinary to Decimal and Decimal to Binary ConversionBCD or Binary Coded Decimal | BCD Conversion Addition SubtractionBinary to Octal and Octal Binary ConversionOctal to Decimal and Decimal to Octal ConversionBinary to Hexadecimal and Hex Binary ConversionHexadecimal to Decimal and Decimal to Hexadecimal ConversionGray Code | Binary to Gray Code and that to Binary ConversionOctal Number SystemDigital Logic Gates2′s Complement1′s ComplementASCII CodeHamming Code2s Complement ArithmeticError Detection and Correction Codes9s complement and 10s complement | SubtractionSome Common Applications of Logic GatesKeyboard EncoderAlphanumeric codes | ASCII code | EBCDIC code | UNICODELatches and Flip FlopsS R Flip Flop S R LatchActive Low S R Latch and Flip FlopGated S R Latches or Clocked S R Flip FlopsD Flip Flop or D LatchJ K Flip FlopMaster Slave Flip FlopRead Only Memory | ROMProgrammable Logic DevicesProgrammable Array LogicApplication of Flip FlopsShift RegistersBuffer Register and Controlled Buffer RegisterData Transfer in Shift RegistersSerial In Serial Out (SISO) Shift RegisterSerial in Parallel Out (SIPO) Shift RegisterParallel in Serial Out (PISO) Shift RegisterParallel in Parallel Out (PIPO) Shift RegisterUniversal Shift RegistersBidirectional Shift RegisterDynamic Shift RegisterApplications of Shift RegistersUninterruptible Power Supply | UPSConversion of Flip FlopsJohnson CounterSequence GeneratorRing CounterNew Articles Series and Parallel Inductors Electric PowerMeasurement of Losses in Shunt ReactorThree Phase Shunt ReactorMeasurement of Insulation ResistanceAmpere's Circuital Law
electrical engineering app