Binary Adder Half and Full Adderon 24/2/2012 & Updated on Monday 2nd of April 2018 at 03:46:18 PM
Designing Binary Adder
Half AdderBefore designing a binary adder, let us know some basic rules of binary addition. The most basic binary addition is addition of two single bit binary numbers that is addition of two binary digits.
The binary digits are 0 and 1. Hence, there must be four possible combinations of binary addition of two binary bits In the above list, first three binary operations result in one bit but fourth one result in two bits. In one bit binary addition, if augend and addend are 1, the sum will have two digits. The higher significant bit (HSB) or Left side bit is called carry and the list significant bit (LSB) or right side bit of the result is called sum bit. The logical circuit performs this one bit binary addition is called half adder.
Design of Half AdderFor designing a half adder logic circuit, we first have to draw the truth table for two input variables i.e. the augend and addend bits, two outputs variables carry and sum bits. In first three binary additions, there is no carry hence the carry in these cases are considered as 0.
Truth Table for Half Adder
K-map for Half AdderNow from this truth table we can draw K-map for carries and sums separately. For above K-maps we get,
Hence, the logical design of Half Adder would be Although from truth table it is clearly seen that carry (C) column signifies AND operation and sum (S) column signifies XOR operation between input variables but till we went through K-map as it is general practice to do so for more complex binary logic operations.
Full AdditionBefore knowing about full adder, let us know what is full addition? For that let us consider the example There, are two four bits binary numbers 1101 and 0111 which we have to add. The process of binary addition is like follows,
- We have to add first list significant bit (LSB) of both 4bits binary number first and this will result a two bits binary number. Here, LSB of 1101 and 0111 are 1, hence 1 + 1 = 10. The LSB of 10 is 0 and higher significant bit (HSB) is 1.
- The LSB of the result is sum and to be put at the list significant position of the final result of the sum, and HSB of the two bits results will be carry and to be added with next higher significant bit of two 4bits augend and addend are 0 and 1 and the carry of previous result i.e. 1 to be added with 0 and 1.
- After this addition, that is next higher than list significant bit of bits of both binary augend and addend and it is previous carry we get another two bits result. This also has carry and sum. Here also we will write sum at final result and add the carry to the next higher significant bits of augend and addend. This will continue up to most significant bit of augend and addend.