electrical4u.com logo Home MCQ Engineering Calculators Videos Basic Electrical Circuit Theories Electrical Laws Materials Batteries Illumination Generation Transmission Distribution Switchgear Protection Measurement Control System Utilities Safety Transformer Motor Generator Electrical Drives Electronics Devices Power Electronics Digital Electronics Biomedical Instrumentation

Parallel in Serial Out (PISO) Shift Register

Published on 24/2/2012 & updated on Friday 18th of May 2018 at 12:17:23 PM
In Parallel In Serial Out (PISO) shift registers, the data is loaded onto the register in parallel format while it is retrieved from it serially. Figure 1 shows a PISO shift register which has a control-line and combinational circuit (AND and OR gates) in addition to the basic register components (flip-flops) fed with clock and clear pins.

n bit parallel in serial out right shift shift registerHere control line is used to select the functionality of the shift register amongst shift or load at a given instant of time. This is because when the line is made low, A2 AND gates of all the combinational circuits become active while A1 gates become inactive.

Related pages
Parallel in Serial Out (PISO) Shift Register

Thus the bits of the input data word (Data in) appearing as inputs to the gates A2 are passed on as the outputs of OR gates at each individual combinational circuit. This causes the individual bits of the Data in to be loaded/stored into respective flip-flops at the appearance of first leading edge of the clock (except the bit B1 which gets directly stored into FF1 at the first clock tick). This indicates that all the bits of the input data word are stored into the register components at the same clock tick.

Next, line is driven high to activate the gates A1 of the combinational circuits which inturn disables the gates A2. This causes output bit of each flip-flop to appear at the output of the OR gate driving the very-next flip-flop (except the last flip-flop FFn) i.e. output bit of FF1 (Q1) appears as the output of OR gate 1 (O1) connected to D2; Q2 = output of O2 = D3 and so on. At this stage, if the rising edge of the clock pulse appears, then Q1 appears at Q2, Q2 appears at Q3, … and Qn-1 appears at Qn.

This is nothing but right-shift of the data stored within the register by one-bit. Similarly it is seen that for each of the further clock pulses applied, one bit exits the PISO shift register through the output pin of nth flip-flop (Data out = Qn of FFn), which is nothing but the serial output. Thus one requires n clock cycles to obtain the entire n-bit input data word as a serial output of PISO shift register. The truth table of the PISO shift register emphasizing the loading and retrieval processes is shown by Table I, while the corresponding wave forms are shown by Figure 2. data movement in right shift piso shift By slightly modifying the design of Figure 1, one can make the data bits within the register to shift from right to left, thus obtaining a left-shift PISO shift-register (Figure 3). However the basic working principle remains unaltered. n bit parallel in serial out left shift shift register

Please Rate this Article
⚑ 6 total

New Articles
More Articles on Digital Electronics
NumberDigital ElectronicsArithmeticLogic GateLogic FamiliesCominational CircuitSquentional CircuitLogical OperationDigital CountersDigital EncodersDigital DecoderMemoryAdderBinary Subtractor
Articles Categories
Write for Us
Basic Electrical
Electric Transformer
Electric Generator
Electric Motor
Electrical MCQ
Engineering Calculators
Video Lectures
Electrical Generation
Electric Transmission
Electric Protection
Electrical Measurement
Electronics Devices
Power Electronics
Digital Electronics