# Dynamic Shift Register

**Dynamic Shift Registers**. Static shift registers are composed of flip-flops and are capable of storing the information within them for indefinite period of time. On the other hand, dynamic shift registers comprise of dynamic inverters and employ temporary charge storage techniques and hence require frequent refresh cycles to store the data.

Figure 1 shows a dynamic shift register formed by a combination of NMOS transmission gates (red circled components, G

_{1}and G

_{2}) and NMOS depletion-mode inverters (blue circled components, {D

_{1}, N

_{1}} and {D

_{2}, N

_{2}}). Here ϕ

_{1}and ϕ

_{2 }are non-overlapping, mutually complementary clock signals, while C

_{1}and C

_{2}represent the gate-to-source capacitances of Stage 1 and Stage 2, respectively. Further these capacitances are considered to be depleted of charge in their initial state. Now consider V

_{in}= 0V and ϕ

_{1}= V

_{DD}, which correspond to the logic states 0 and 1 respectively. For this case, the gate G

_{1}will be open (non-conducting) and thus the capacitor C

_{1}will remain in its uncharged state.

This causes the output voltage level of the inverter circuit in Stage 1 (formed by D_{1} and N_{1}) to go high i.e. V_{1} = V_{DD} (assuming zero threshold voltage for all the devices in the circuit - just for simplicity). However for this, ϕ_{1} is to be maintained in its high state for sufficient amount of time, as the charging of the capacitor is a gradual process (considering RC time constant issue). Now if ϕ_{2} goes high then the gate G_{2} closes due to which the capacitor C_{2} starts to charge through it gradually to the voltage level of V_{DD} (= V_{1}), imposing the restrictions on the clock frequency in use. Further it is to be noted that as the voltage across the capacitor C_{2} increases, the output voltage at the Stage 2 decreases due to the inverting action of the circuit formed by formed by D_{2} and N_{2}. This in turn causes the output voltage, V_{out} to go low (= 0V). Hence it can be said that the state of V_{in} is shifted to V_{out}.

Similarly if V_{in} = V_{DD} while ϕ_{1} = V_{DD}, then C_{1} charges to V_{DD} through G_{1} causing the output voltage of Stage 1, V_{1} to go low. At this instant if ϕ_{2} = V_{DD}, then gate G_{2} closes, the capacitor C_{2} discharges while the output voltage, V_{out} increases gradually. Thus one gets V_{out} = V_{DD}, reflecting the logic high state of input voltage. Hence, once again, the state of V_{in} is reflected at V_{out}, which implies that the V_{in} is shifted to V_{out} under the control of the clock. This means that the circuit shown in Figure 1 acts as a single stage shift register. However an n-stage dynamic shift register can be designed by cascading n number of such stages.

The working of the single stage **dynamic shift register** can be further emphasized by the timing diagram shown by Figure 2.
From the explanation, it is clear that the dynamic shift registers store the information in the form of charge on the gate-to-substrate parasitic capacitance of the electronic (especially MOS) devices. However this charge is prone to leakage and thus one requires refreshing the data periodically in order to ensure that the logic levels of the data stored are error-free. This objective is achieved by continuously shifting the data from one stage to another while feeding the output of the last stage back to the first stage. This means that dynamic shift registers must be operated at the minimum clock frequency.

**Dynamic shift registers** are simpler in terms of fabrication and have high package density due to their smaller size. However it is to be noted that their advantage of less power consumption is cursed by the fact that the power consumed increases with the increase in frequency. Further there are many design variations available in case of dynamic shift registers like dynamic shift registers using enhancement load, dynamic shift registers using CMOS devices and so on including Ratioed Logic approach as well as Ratio less Logic approach. Nevertheless, the basic working principle remains the same.

**Comments/Feedbacks**

Closely Related Articles Latches and Flip FlopsS R Flip Flop S R LatchActive Low S R Latch and Flip FlopGated S R Latches or Clocked S R Flip FlopsD Flip Flop or D LatchJ K Flip FlopMaster Slave Flip FlopRead Only Memory | ROMProgrammable Logic DevicesProgrammable Array LogicApplication of Flip FlopsShift RegistersBuffer Register and Controlled Buffer RegisterData Transfer in Shift RegistersSerial In Serial Out (SISO) Shift RegisterSerial in Parallel Out (SIPO) Shift RegisterParallel in Serial Out (PISO) Shift RegisterParallel in Parallel Out (PIPO) Shift RegisterUniversal Shift RegistersBidirectional Shift RegisterApplications of Shift RegistersUninterruptible Power Supply | UPSConversion of Flip FlopsJohnson CounterSequence GeneratorRing CounterMore Related Articles Digital ElectronicsBoolean Algebra Theorems and Laws of Boolean AlgebraDe Morgan Theorem and Demorgans LawsTruth Tables for Digital LogicBinary Arithmetic Binary AdditionBinary SubtractionSimplifying Boolean Expression using K MapBinary DivisionExcess 3 Code Addition and SubtractionK Map or Karnaugh MapSwitching Algebra or Boolean AlgebraBinary MultiplicationParallel SubtractorBinary Adder Half and Full AdderBinary SubstractorSeven Segment DisplayBinary to Gray Code Converter and Grey to Binary Code ConverterBinary to BCD Code ConverterAnalog to Digital ConverterDigital Encoder or Binary EncoderBinary DecoderBasic Digital CounterDigital ComparatorBCD to Seven Segment DecoderParallel AdderParallel Adder or SubtractorMultiplexerDemultiplexer555 Timer and 555 Timer WorkingLook Ahead Carry AdderOR Operation | Logical OR OperationAND Operation | Logical AND OperationLogical OR GateLogical AND GateNOT GateUniversal Gate | NAND and NOR Gate as Universal GateNAND GateDiode and Transistor NAND Gate or DTL NAND Gate and NAND Gate ICsX OR Gate and X NOR GateTransistor Transistor Logic or TTLNOR GateFan out of Logic GatesINHIBIT GateNMOS Logic and PMOS LogicSchmitt GatesLogic Families Significance and Types of Logic FamiliesBinary Number System | Binary to Decimal and Decimal to Binary ConversionBinary to Decimal and Decimal to Binary ConversionBCD or Binary Coded Decimal | BCD Conversion Addition SubtractionBinary to Octal and Octal to Binary ConversionOctal to Decimal and Decimal to Octal ConversionBinary to Hexadecimal and Hex to Binary ConversionHexadecimal to Decimal and Decimal to Hexadecimal ConversionGray Code | Binary to Gray Code and that to Binary ConversionOctal Number SystemDigital Logic Gates2′s Complement1′s ComplementASCII CodeHamming Code2s Complement ArithmeticError Detection and Correction Codes9s complement and 10s complement | SubtractionSome Common Applications of Logic GatesKeyboard EncoderAlphanumeric codes | ASCII code | EBCDIC code | UNICODENew Articles Acidity Test of Transformer Insulating OilMagnetic FluxRing CounterDischarging a CapacitorCharging a Capacitor